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Abstract
The zero-bias microwave detection capability of self-switching diodes (SSDs) based on
AlGaN/GaN is analyzed in a wide temperature range, from 10K to 300K. The measured
responsivity shows an anomalous enhancement at low temperature, while the detected voltage
exhibits a roll-off in frequency, which can be attributed to the presence of surface and bulk traps.
To gain a deep insight into this behavior, a systematic DC and AC characterization of the diodes
has been carried out in the mentioned temperature range. DC results confirm the existence of
traps and AC measurements allow us to identify their properties. In particular, impedance
studies enable to distinguish two types of traps: at the lateral surfaces of the channel, with a
wide spread of relaxation times, and in the bulk.
Keywords: Self-switching diode, GaN, trapping effects, impedance measurements,
microwave detection
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1. Introduction
In recent years, to cover the unceasing needs for high fre-
quency and high power technology, significant attention has
been focused in nitride-based semiconductors, specially Gal-
lium Nitride (GaN). The main advantages of GaN are its
wide bandgap, high thermal conductivity, low relative per-
mitivity, high breakdown electric field, high thermal stabil-
ity, moderately high electron mobility and high saturation
velocity [1–3]. Moreover, devices based on the AlGaN/GaN
heterostructure are hugely interesting owing to the high car-
rier concentration achieved in the two-dimensional electron
gas (2DEG) [4]. Numerous efforts have been invested to make
the AlGaN/GaN devices run smoothly at high power and high
frequency, including the improvement of the material quality
in epitaxial and passivation layers, the selection of the suit-
able substrate and the optimization the AlGaN barrier thick-
ness [5, 6]. In spite of the enhancements achieved, current
devices still have limitations in their microwave performance
due to the presence of traps located at the surfaces (either
on the top of the AlGaN layer or at the sidewalls of etched
regions) [7] or in the bulk of GaN (being usually caused by lat-
tice defects such as vacancies, dislocations, etc) [8–11]. Sur-
face traps found at the top of the AlGaN layer contribute to
deplete the 2DEG near the interface with GaN and therefore
degrade the dynamic device performance [12]. In the case
of nanochannels or Fin-FETs, the damage caused by etch-
ing processes can also originate the presence of numerous
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intermediate surface states distributed within the gap that may
laterally deplete the channel and also affect the dynamic per-
formance, being especially critical in narrow regions [13].
Finally, electrons captured by traps in the bulk may also
deplete the 2DEG, causing a rise of the resistance and a reduc-
tion of the drain current. These trapping mechanisms present
in GaN devices result in frequency dispersion phenomena
in their electrical characteristics, thus limiting RF applica-
tions. Many characterization methods, such as low-frequency
noise measurements, electron tunneling spectroscopy (ETS)
[14], deep-level transient spectroscopy (DLTS) [15], quantit-
ative mobility spectrum analysis (QMSA) [16] and impedance
measurements [17], are customarily used to study the trapping
mechanisms.
In this work we deal with devices potentially affected by
several of the above mentioned traps, Self-Switching Diodes
(SSDs) fabricated on anAlGaN/GaN heterostructure grown on
a Si substrate. The SSD, proposed byAMSong in 2003 [18], is
an asymmetric planar nanodiode with a conductive nanochan-
nel defined by the etching of two L-shaped insulating trenches,
whose asymmetry produces a non-linear current-voltage rela-
tionship which, in turn, allows to detect millimeter-wave sig-
nals at zero-bias [19].The breaking of the channel symmetry
provides a rectifying behaviour without the use of a any dop-
ing junction [20]. Due to the high surface-to-volume ratio of
SSDs, one of the main issues is the presence of surface states
originated by the etching process, causing the shrinking of
the effective channel width [18] and limiting their reliability
[7]. Despite the above mentioned concerns, the good SSD per-
formance as THz detector has been proved for different mater-
ials, such as InAs [19], GaAs [21] and InGaAs [22], includ-
ing the optimization through channel geometrical parameters,
width and length, and the number of channels in parallel [23].
Concerning GaN-based SSDs, even if not showing an evident
rectifying behaviour as showed by narrow InGaAs or GaAs
SSDs [18, 21, 22], they have demonstrated their validity as
RF detectors, exhibiting a responsivity up to 100V W−1 at
0.30 THz [24] and 2V W−1 (in free-space) at 0.69 THz [25].
Indeed, recently, more complex structures have been studied,
such as Gated-SSDs (GSSDs), which are SSDs with a Schot-
tky gate [26], or gated nanowire field-effect rectifiers (NW-
FERs) [27], with responsivities of 600V W−1 and 3000V
W−1, respectively.
The objective of this paper is to analyze the impact of
temperature on the microwave detection capabilities of GaN
SSDs, in particular on the responsivity, which exhibits an
unexpected behavior that we attribute to the presence of traps,
also reflected in the DC I–V curves. Impedance measure-
ments, proved to be a powerful tool to identify trapping effects
[9, 10, 17, 28], are employed to get more insight into the prop-
erties of the traps present in SSDs. The results evidence the
presence of both bulk and surface traps, the latter involving a
spread of relaxation times [29, 30], consistent with the pres-
ence of lateral surface states at both sides of the channel.
The paper is organized as follows. In section 2, we describe
the devices under test and the different experimental setups.
In section 3, first the results of RF characterization are shown,
then the measured DC I–V curves are analyzed to corroborate
Figure 1. Experimental setup for RF detection. A cryogenic probe
station connects the device to a vector network analyzer, operating
simply as the RF power supplier, and to a source measurement unit,
which allows to bias at zero-current and records the output voltage.
The bias-tee is actually inside the PNA-X.
the RF operation by means of a quasi-static model and, finally,
impedance measurements are used to interpret the previous
results in terms of the presence of traps and to identify their
characteristics. At last, the main conclusions are drawn in
section 4.
2. Device under test and setup
The SSDs under test were fabricated on an AlGaN/GaN het-
erojunction grown by EpiGaN by means of metal oxide chem-
ical vapor deposition (MOCVD) on a high resistivity Si sub-
strate. The epitaxial stack consists of 25 nm of Al35Ga65N and
1.5µm of GaN on a Si substrate (thickness 575µm) and pas-
sivated with 3 nm of SiN. The asymmetric shape of the chan-
nel was defined using dry etching [24]. Initially, we focus our
attention on a device consisting in a single channel, L = 1µm
long andW = 80 nmwide. Measurements were done on-wafer
at temperatures ranging from 10K to 300K.
The setup used for the on-wafer characterization of the
device is modified depending on the kind of measurements
and, thus, diverse equipments are chosen. For all configura-
tions, the wafer is inside a cryogenic probe station (LakeShore
CRX-VF), where a controller stabilizes the temperature
(10K–300K). Depending on the type of measurement, RF of
DC probes are used to contact the accesses of the SSDs. The
setups are controlled bymeans of a dedicated home-made Lab-
VIEW code.
For the first kind of on-wafer characterization, RFmeasure-
ments to determine the responsivity of the devices, the setup
shown in figure 1 has been used. The RF power is injected with
a vector network analyzer (Agilent N52 444A PNA-X) in the
frequency band between 100MHz and 40GHz by means of
100µm pitch RF probes in a Ground-Signal-Ground (GSG)
configuration. For this sake, in the fabrication process, CPW
accesses with a 30µm signal line and a 20µm spacing in order
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Figure 2. Responsivity, β50Ω, at zero bias as a function of
frequency between 100MHz and 40GHz with a −5 dBm input
power. The stars correspond to the values obtained with the
quasi-static (QS) model.
to provide a 50Ω characteristic impedance are coupled to the
SSDs. A bias-tee and a Keysight B2900A Source Measure-
ment Unit (SMU) were employed to bias the diode with zero
current and record the measured output voltage. Furthermore,
to estimate the power delivered to the SSD at the reference
plane (Pin), the losses due to the cables, connectors and probes
were taken into account at each frequency and each temper-
ature. More details of the setup can be found in [31]. In the
DC regime, just the mentioned SMU was used to measure the
I–V curves. Finally, the equipment to measure the impedance
dependence on the frequency was an Agilent 4285A precision
LCR meter (75 kHz–30MHz), which applies a small sinus-
oidal signal of 30 mVrms to the device.
3. Results and discussion
3.1. RF measurements
Figure 2 shows the results of the zero-bias RF characterization
in the temperature range from 10K up to 300K. Responsivity





where Pin is the value of the RF input power at the reference
plane (−5 dBm, with losses already compensated by increas-
ing the VNA output power) injected by a 50Ω source and∆V
is determined as the difference between the DC voltage gen-
erated by the SSD with and without RF signal (figure 1). An
anomalous behaviour is observed not only in temperature but
also in frequency: a remarkable enhancement of responsitivy
is found when lowering T for frequencies below 1GHz, and
its sign changes around 150K. In addition, concerning the
frequency behaviour, at room temperature β50Ω shows a flat
Figure 3. I–V curves of the SSD under test (80 nm width and 1µm
length). The top left inset shows a zoom of 500mV around zero
bias. The bottom right inset displays the current difference between
positive and negative voltage around zero bias.
behaviour, taking a value about −26V W−1, while for lower
temperatures a roll-off is present around 1GHz, to finally
reach the same constant value than for 300K. These results
evidence the presence of a phenomenon at low temperature
and low frequency, which vanishes at higher temperatures (>
200K). In order to understand these findings and check if they
are also present in the static response of the device, the DC
behavior of the SSD is analyzed in next sub-section.
3.2. DC measurements
It is well-known that the non-linearity of the I–V curve is
closely related to square-law detection of small signals [32].
To identify such non-linearity, a DC measurement in a voltage
range from −2V to 2V within the same temperature range
was performed. Figure 3 shows the measured I–V curve at
different temperatures, where an unusual behavior is observed
again. While an increase of drain current was expected at the
lowest temperatures due to a higher mobility, surprisingly, a
decrease of the current at low bias is revealed for the lowest
values of T. A good quality of the ohmic contacts has been con-
firmed, and so we attribute this behavior to the increase of the
depletion region caused by electrons trapped at surface states
present at the sidewalls of the trenches defining the channel,
originated by the etching process [7]. Figure 3 suggests that
the surface depletion has a strong impact at low temperatures,
becoming less influential when electrons are released from the
traps at increasing T. To determine the width of the depletion
region at room temperature, an analysis for different channel
widths was carried out [13], finding that the depletion region
is about 25 nm at each side of channel, similar to that found
in SSDs with identical structure [31]. If at lower temperatures
more electrons are trapped at the surface states, it is expec-
ted that the channel is nearly completely closed, as observed
in the top inset of figure 3. This observation is accompanied
3
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Figure 4. (a) Resistance, R, and bowing coefficient, γ, obtained
with the QS model as a function of T (the inset shows γ vs R).
(b) Responsivity obtained with the QS model, βQS50 , and measured
responsivity, β50Ω, at different frequencies (0.1GHz, 1GHz, 2GHz
and 10GHz), as a function of T.
by a revealing change in the curvature sign at low bias around
150K, as well as in the asymmetry of the I–V curve; see the
bottom inset of figure 3, where the current difference between
positive and negative bias is plotted, being negative for T< 150
K, positive for T > 150K and almost zero for T = 150K.
In order to link the RF results with the DC measurements,
a simple quasi-static (QS) model, proposed in [33], is applied,
allowing to estimate the responsivity at low-frequency through
the coefficients obtained from the Taylor series expansion of
the I–V curve. By means of a polynomial fitting around equi-
librium of each of the I–V curves (500mV, see top left inset of
figure 3), it is straightforward to obtain the differential resist-
ance, R= ∂V∂I , and the bowing coefficient, γ = R
∂2I
∂V2 , the res-
ults are shown in figure 4. The low-frequency QS responsivity





Γ = R−Z0R+Z0 being the reflection coefficient, required to compute
the reflected power due to the mismatch between the nanodi-
ode (R) and the transmission line (Z0 = 50Ω). In figure 4(a),
a monotonous increase of R is observed when the temperature
is lowered, but a more complex pattern is present in γ. As T
decreases from room temperature, γ initially grows, reaching a
maximum at T ≈ 200K, changing sign at T ≈ 150K and then
Figure 5. Real (Re[Z], solid lines, left axis) and imaginary (Im[Z],
dashed lines, right axis) parts of the impedance as a function of
frequency measured at different temperatures. The stars represent
the zero-bias resistance obtained from DC measurements at the
same temperatures.
becoming stable below 100K. The inset of figure 4(a) shows
the relation between γ and R. Finally, in figure 4(b), the low-
frequency responsivity exhibits a similar aspect to γ, and, due
to the severe mismatch, it is very close to the theoretical value
of 2Z0γ [31]. For the lowest temperatures, β
QS
50Ω shows a con-
stant value around 80VW−1, then changing sign at 150K and
reaching a minimum at T ≈ 200K.
Going further, if we compare βQS50Ω with β50Ω measured at
different frequencies, see figure 4(b), a reasonably good agree-
ment is achieved in the whole temperature range at the lowest
measured frequency (0.1GHz). The change in sign that occurs
approximately at 150K could be attributed to the presence of
some kind of thermally activated traps that affect carrier con-
centration in the channel, which are also responsible for the
anomalous behavior of the DC curve previously discussed. In
contrast, β50Ω turns to be practically constant with temperat-
ure at high frequency, suggesting that traps only react for fre-
quencies below 2GHz. In order to clarify the type, location
and activation energy of the traps, an impedance analysis was
accomplished, as reported in next subsection.
3.3. Impedance measurements
By means of the setup for impedance measurements described
in section 2, we extract the real, Re[Z], and imaginary, Im[Z],
parts of the impedance of the SSDs in order to identify the
signature of the traps present in the diodes. The results are
shown in figure 5 in the range 75 kHz–30MHz (determined
by the available equipment). Temperatures from 75 to 300K
have been studied. The stars in the figure correspond to the QS
resistance of figure 4(a) and show the expected good agree-
ment with the low-frequency value of Re[Z] at each temperat-
ure. For all temperatures, an initial plateau followed by a drop-
off is found in Re[Z] as a function of frequency. On the one
hand, in the plateau, the lower the temperature the higher the
value of Re[Z], suggesting that traps, either in surface or bulk,
respond by capturing 2DEG electrons, causing a decrease of
the electron density in the channel and thus leading to an
4
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increase of resistance. On the other hand, for the highest tem-
peratures in the studied range, once most of the electrons have
been released by the thermal activation of the traps, Re[Z]
exhibits a weaker frequency and temperature dependence [28].
In the high-frequency region (f > 10MHz), traps no longer
respond to the signal, causing the drop-off of Re[Z], which,
remarkably, takes place at a higher frequency as temperature
increases.
Im[Z] also shows a characteristic behavior. A clear min-
imum that shifts towards higher frequency and decreases in
amplitude with the increase of temperature is observed, again
confirming the presence of a phenomenon whose influence is
smaller as temperature is raised. It is worth noticing that the
minimum of Im[Z] and the drop-off of Re[Z] match in fre-
quency, indicating that traps affect both parts of impedance
and stop responding beyond the frequencies. The frequency
at which the peak takes place in Im[Z] (coincident with the
drop-off of Re[Z]) allows identifying a characteristic time for
the relaxation process at each temperature, τpeak = 1/fpeak.
By inspection of the impedance, it seems that, due to the
thermal activation, trapping effects become less significant for
T > 200K, but they do not completely disappear. To identify
the origin of the traps (type, location) and confirm their pres-
ence in other geometries, measurements in wider SSDs, with
channel widths of 124 and 150 nm, were also performed as a
function of temperature. Measurements exhibit a similar beha-
vior to that observed in figure 5, but with different character-
istic frequencies of the minimum in Im[Z], also coinciding
with the drop-off in Re[Z]. We have identified the corres-
ponding characteristic time τ peak and plotted it as a function
of temperature in figure 6 for the three diodes under ana-
lysis. Two different behaviors (slopes) are observed in the
figure, more evident when the width of the SSD increases,
indicating the coexistence of two kind of trapping mechan-
isms. At the lower temperatures, the characteristic time exhib-
its a decrease that becomes more pronounced (larger slope)
at higher temperatures. The initial behavior is the domin-
ant in the narrowest diode (it extends in a larger temper-
ature range), while the second one is more relevant in the
wider SSDs.
Bulk traps were identified in AlGaN/GaN HEMTs through
low frequency Y-parameters measurements in [9, 10], which
allow obtaining the trap activation energy (Ea) and cross sec-
tion (σn). Interfacial traps were also detected in similar devices
as a result of frequency dispersion in capacitance and conduct-
ance [17]. As will be shown in the following, the character-
istic time found in our measurements at the higher temperat-
ures exhibits a similar temperature dependence to that of bulk
traps [9, 10]. However, that is not the case of our results at
low temperature, whose behavior fits much better the case of a
spread of relaxation times instead of a single one. Impedance
measurements have also been used in the literature to identify
thermally activated processes where the relaxation times are
distributed over a given range. These processes are typically
present in materials whose resistance decreases with increas-
ing temperature, and are related to grain boundary effects and
the release of space charge[29, 30]. In AlGaN/GaN devices,
there are also phenomena whose lifetimes are expected to
Figure 6. Experimental values of τ peak extracted from the minimum
of Im[Z] at each temperature (symbols) for the SSDs with different
channel widhts, W: (a) 80 nm, (b) 124 nm and (c) 150 nm. The red
and blue lines show the fittings of the times corresponding to
surface (τ 1) and bulk (τ 2) traps, respectively, while the dashed line
corresponds to the resulting global time computed as τfitting = τ1·τ2τ1+τ2 .
The red shaded area indicates the temperature range where the
behavior is dominated by surface traps and the blue one the range
where both traps are influencing.
be spread over a certain range of times at a given temper-
ature [34]. For example, in the case of surface states, cap-
ture and emission occurs from a band of states rather than
discrete levels [35, 36]. In the SSDs studied here, we have
observed a decrease in resistance with the increase of temper-
ature (figure 4(a)), attributed to the release of charge trapped
at the surface states present in the sidewalls of the channel.
These surface states, originated during the etching process, are
distributed in energy inside the semiconductor gap. Therefore,
relaxation processes exhibiting a behavior related to a spread
of times can be expected in SSDs, specially when they are
narrow and the surface-to-volume ratio is very high. Indeed,
for the lowest temperatures, the relaxation mechanism, which
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Figure 7. Arrhenius plot for the relaxation times at the lower
temperatures (T < 150 K) in SSDs with different widths. The
symbols correspond to the experimental data and the lines are the
fitting of the data to equation (3).
we attribute to intermediate surface states, follows the Arrhe-
nius relation typical from a spread or times characterized by a
global activation energy Ea1,






where τ 01 is a pre-exponential factor independent of temperat-
ure and kB is the Boltzmann constant. To estimate the effective
energy, a fitting of the experimental data to the equation (3) at
the lower temperatures (T < 150 K) was made, see figure 7. As
a result, different effective energies were found, which vary
from 12meV to 17meV depending of the width of the SSD,
what suggests that the location of the intermediate states is
similar, but not exactly the same, for each device.
The red lines in figure 6 correspond to the times obtained
with this fitting for each diode. In view of the figure, it seems
clear that the surface states are dominant for the lower tem-
peratures and their presence is more remarkable in the nar-
row devices. In particular, if we estimate the temperature cor-
responding to the global activation energy in the SSD with
W = 80 nm, 12meV, a value Ta1 ≈ 140K is obtained as
Ea1 = kBT just the temperature at which the bowing coefficient
(figure 4(a)) and responsivity (figure 2) change their sign.
All of the above effects point to the presence of intermedi-
ate surface states which are charged at low temperatures, but
they are not enough to explain the SSD performance over the
full temperature span and, thus, a second type of trap must be
considered. The existence of a second trap, whose influence is
more obvious in wider SSD, becomes evident at higher tem-
peratures, where the characteristic time τ peak versus T changes
its slope, as discussed before. If we assume that apart from the
surface traps characterized by τ 1, a second kind of traps with
a relaxation time τ 2 is present in our devices, at each temper-
ature τ peak should obey
⟨τpeak⟩−1 = ⟨τ1⟩−1 + ⟨τ2⟩−1. (4)
Figure 8. Modified Arrhenius plot for the relaxation times at the
higher temperatures (T > 150K) in SSDs with different widths. The
symbols correspond to the values of τ 2 obtained, by means of
equation (4), from the experimental τ peak and the values of τ 1
obtained from the fittings to equation (3). The lines are the fittings
of the data so obtained to equation (5).
From the experimental values of τ peak and the values of τ 1
obtained from the fittings to equation (3), it is possible to
estimate τ 2 at each temperature in every device. The values of
τ 2 so obtained for high temperatures (T > 150K) are shown for
the three device widths in figure 8, together with their Arrhe-
nius fitting. τ 2, unlike τ 1, obeys the dependence typical of bulk
traps, like those found in AlGaN/GaN HEMTs [9, 10],
τ2T






where k02 is a pre-exponential factor independent of temper-
ature, from which the capture cross section of the traps can
be determined. From the fittings, the activation energy in each
of the three SSDs under analysis has been obtained (shown
in figure 8). The values are quite similar (≈60meV), what
strongly suggests that they are caused by the same bulk trap.
Indeed, several works have found bulk traps with analogous
activation energies in AlGaN/GaN HEMTs [10, 37]. For com-
pleteness, in figure 6 we have plotted with blue lines the val-
ues of τ 2 obtained from the fittings to equation (5), and with
dashed black lines the values of τ peak resulting from equation
(4), combining the values of τ 1 and τ 2 obtained from their
respective fittings. As observed, the agreement found with the
experimental data is quite satisfactory in the three SSDs under
analysis, what supports our interpretation of the results.
4. Conclusions
We have studied the performance of GaN-based SSDs as zero-
bias RF detectors in a wide range of temperatures. A diode
with channel length L= 1µm and widthW = 80 nm was ana-
lyzed, showing a significant increase of the responsivity at low
temperatures accompanied by a drop-off in frequency, what
suggests the existence of traps. To understand this behavior,
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DC and AC characterizations were made. DC measurements
showed a decrease of the zero-bias resistance with the increase
of temperature, which is attributed to the thermal activation of
traps located at the sidewalls of the channel. Additionally, a
fairly good agreement was found between the RF results and
the values calculated within a quasi-static model based only on
the DC I–V curves. AC small-signal impedancemeasurements
were also performed, and proved to be an effective tool to char-
acterize the traps, giving evidence of a double origin (surface
and bulk) of the traps in the SSDs. Charge captured at the sur-
face traps is responsible for the anomalous behavior found at
low temperatures both in the responsivity and the resistance
of the diodes. Surface traps were found to exhibit a behavior
typical of a relaxation process characterized by a spread of
times, as expected from the distributed energy levels within
the gap originated by the etching of the channel. The analysis
of SSDs with different channel widths confirmed that the sur-
face effects related to traps found at low temperatures are more
relevant the narrower is the channel.
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The PhD contract of E Pérez-Martín is financed by the Min-











[1] Pengelly R S, Wood S M, Milligan J W, Sheppard S T and
Pribble W L 2012 IEEE Trans. Microw. Theory Techn.
60 1764–83
[2] Kemerley R T, Wallace H B and Yoder M N M 2002 Proc.
IEEE 90 1059–64
[3] Mishra U K, Parikh P and Wu Y-F 2002 Proc. IEEE 90 1022
[4] Ambacher O et al 2000 J. Appl. Phys. 87 334
[5] Wang M J, Shen B, Xu F J, Wang Y, Xu J, Huang S,
Yang Z J, Qin Z X and Zhang G Y 2007 Phys. Lett. A 369
249–54 10.1016/j.physleta.2007.04.082
[6] Lu B and Palacios T 2010 IEEE Electron Device Lett.
31 951–3
[7] Sánchez-Martín H, García-Pérez O, Íñiguez-de-la-Torre I,
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